

X-851-64-11
Volume 2 of

NASA TM X-55067

**OPERATION
AND
MAINTENANCE MANUAL
FOR UNIVERSAL PFM REAL-TIME
DATA-REDUCTION SYSTEM**

N64-29184

FACILITY FORM 802

(ACCESSION NUMBER)

65

(PAGES)

TMX-55067

(NASA CR OR TMX OR AD NUMBER)


(THRU)

(CODE)

20

(CATEGORY)

MAY 1964



**GODDARD SPACE FLIGHT CENTER
GREENBELT, MD.**

OTS PRICE

XEROX

\$

660.00

MICROFILM

\$

Volume 2 of 2

OPERATION AND MAINTENANCE MANUAL
FOR
UNIVERSAL PFM REAL-TIME
DATA-REDUCTION SYSTEM

Data Instrumentation Development Branch
Data System Division

Goddard Space Flight Center
Greenbelt, Maryland

LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES. DESTROY SUPERSEDED PAGES

NOTE: The portion of the text affected by the current revision is indicated by a vertical line in the outer margins of the page

Title	Original
i	Original
VI-i	Original
VI-1 through VI-60	Original


*The asterisk indicates pages revised, added or deleted by the current revision

TABLE OF CONTENTS


	<u>Pages</u>
SECTION I. GENERAL DESCRIPTION	Volume 1
SECTION II. OPERATION	Volume 1
SECTION III. THEORY OF OPERATION	Volume 1
SECTION IV. MAINTENANCE	Volume 1
SECTION V. PARTS LIST	Volume 1
SECTION VI. DIAGRAMS	6-1 to 6-30
APPENDIX I	Volume 1

SECTION VI. DIAGRAMS


Figure		GSFC Dwg. No. (GC-UTS-)	Page
6-1	Logic Symbols		VI-1
6-2, Sheet 1	Bit Synchronizer, Logic Diagram	1109-599	VI-2
6-2, Sheet 2	Bit Synchronizer, Logic Diagram	1109-598	VI-3
6-2, Sheet 3	Bit Synchronizer, Logic Diagram	1109-729	VI-4
6-3, Sheet 1	Frame and Channel Control, Logic Diagram	1109-715	VI-5
6-3, Sheet 2	Frame and Channel Control, Logic Diagram	1109-716	VI-6
6-3, Sheet 3	Frame and Channel Control, Logic Diagram	1109-713	VI-7
6-3, Sheet 4	Frame and Channel Control, Logic Diagram	1109-714	VI-8
6-3, Sheet 5	Frame and Channel Control, Logic Diagram	1109-717	VI-9
6-3, Sheet 6	Frame and Channel Control, Logic Diagram	1109-712	VI-10
6-4, Sheet 1	Digital Comb Filter, Logic Diagram	1109-590	VI-11
6-4, Sheet 2	Digital Comb Filter, Logic Diagram	1109-591	VI-12
6-4, Sheet 3	Digital Comb Filter, Logic Diagram	1109-592	VI-13
6-4, Sheet 4	Digital Comb Filter, Logic Diagram	1109-593	VI-14
6-4, Sheet 5	Digital Comb Filter, Logic Diagram	1109-594	VI-15
6-4, Sheet 6	Digital Comb Filter, Logic Diagram	1109-595	VI-16
6-4, Sheet 7	Digital Comb Filter, Logic Diagram	1109-596	VI-17
6-4, Sheet 8	Digital Comb Filter, Logic Diagram	1109-597	VI-18
6-5, Sheet 1	Memory, Logic Diagram	1109-883	VI-19
6-5, Sheet 2	Memory, Logic Diagram	1109-884	VI-20
6-5, Sheet 3	Memory, Logic Diagram	1109-885	VI-21
6-5, Sheet 4	Memory, Logic Diagram	1109-886	VI-22
6-6, Sheet 1	Digital Readout Control, Logic Diagram	1109-568	VI-23
6-6, Sheet 2	Digital Readout Control, Logic Diagram	1109-566	VI-24
6-6, Sheet 3	Digital Readout Control, Logic Diagram	1109-567	VI-25
6-6, Sheet 4	Digital Readout Control, Logic Diagram	1109-556	VI-26
6-7, Sheet 1	Hold Register, Logic Diagram	1109-558	VI-27
6-7, Sheet 2	Hold Register, Logic Diagram	1109-559	VI-28
6-7, Sheet 3	Hold Register, Logic Diagram	1109-557	VI-29
6-8, Sheet 1	BCD Converter, Logic Diagram	1109-560	VI-30
6-8, Sheet 2	BCD Converter, Logic Diagram	1109-561	VI-31
6-8, Sheet 3	BCD Converter, Logic Diagram	1109-562	VI-32
6-8, Sheet 4	BCD Converter, Logic Diagram	1109-563	VI-33
6-8, Sheet 5	BCD Converter, Logic Diagram	1109-564	VI-34
6-8, Sheet 6	BCD Converter, Logic Diagram	1109-565	VI-35
6-8, Sheet 7	BCD Converter, Logic Diagram	1110-049	VI-36
6-9, Sheet 1	Printer Code Converter, Logic Diagram	1110-046	VI-37
6-9, Sheet 2	Printer Code Converter, Logic Diagram	1110-045	VI-38
6-9, Sheet 3	Printer Code Converter, Logic Diagram	1110-047	VI-39
6-9, Sheet 4	Printer Code Converter, Logic Diagram	1110-048	VI-40
6-9, Sheet 5	Printer Code Converter, Logic Diagram	1110-050	VI-41
6-10, Sheet 1	Period Readout and Display, Logic Diagram	1109-550	VI-42
6-10, Sheet 2	Period Readout and Display, Logic Diagram	1109-551	VI-43
6-10, Sheet 3	Period Readout and Display, Logic Diagram	1109-552	VI-44
6-10, Sheet 4	Period Readout and Display, Logic Diagram	1109-553	VI-45
6-10, Sheet 5	Period Readout and Display, Logic Diagram	1109-554	VI-46
6-11, Sheet 1	1-C Control Panel	1109-898	VI-47
6-11, Sheet 2	1-C Control Panel	1109-896	VI-48
6-11, Sheet 3	1-C Control Panel	1109-898	VI-49
6-12, Sheet 1	2-C Control Panel	1109-897	VI-50
6-13, Sheet 1	3-C Control Panel	1109-898	VI-51
6-14, Sheet 1	Special Box, Logic Diagram	1109-890	VI-52
6-14, Sheet 2	Special Box, Logic Diagram	1109-891	VI-53
6-14, Sheet 3	Special Box, Logic Diagram	1109-887	VI-54
6-15, Sheet 1	Program Board No. 1	1110-044	VI-55
6-16, Sheet 1	Inter-Rack Power Connections	1109-899	VI-56
6-17, Sheet 1	Detector, Integrate and Dump Circuit Schematic	1110-043	VI-57
6-17, Sheet 2	Detector, Integrate and Dump Circuit Schematic	1109-893	VI-58
6-17, Sheet 3	Detector, Integrate and Dump Circuit Schematic	1109-893	VI-59
6-18, Sheet 1	Wiring Schematic Filter Connections	1109-892	VI-60




NAND GATE




NOR GATE



**GATE WITH
DIODE CLUSTER**



POWER AMPLIFIER



INVERTER



FLIPFLOP (FF)
 BINARY COUNTER STAGE (BC)
 SHIFT REGISTER STAGE (SR)
 SCHMITT TRIGGER (ST)
 MULTIVIBRATOR (MV)
 DELAY MULTIVIBRATOR (DM) OR
 ADJUSTABLE DELAY MULTIVIBRATOR (DMA)
 SPECIAL CIRCUIT (SC)

Figure 6-1—Logic Symbols





Figure 6-2-Bit Synchronizer, Logic Diagram (sheet 2)



NOTE
1) ALL CIRCUIT CARDS ARE LOCATED IN S-BLOC I.

Figure 6-2-Bit Synchronizer, Logic Diagram (sheet 3)




Figure 6-3—Frame and Channel Control, Logic Diagram (sheet 1)





Figure 6-3—Frame and Channel Control, Logic Diagram (sheet 2)




Figure 6-3—Frame and Channel Control, Logic Diagram (sheet 6)




Figure 6-4-Digital Comb Filter, Logic Diagram (sheet 2)




Figure 6-4-Digital Comb Filter, Logic Diagram (sheet 3)




Figure 6-4-Digital Comb Filter, Logic Diagram (sheet 6)





Figure 6-4-Digital Comb Filter, Logic Diagram (sheet 7)







Figure 6-4-Digital Comb Filter, Logic Diagram (sheet 9)



NOTE
ALL CIRCUIT CARDS ARE LOCATED IN S-BLOC II

Figure 6-5-Memory, Logic Diagram (sheet 2)




Figure 6-6-Digital Readout Control, Logic Diagram (sheet 2)




Figure 6-6-Digital Readout Control, Logic Diagram (sheet 3)




Figure 6-6-Digital Readout Control, Logic Diagram (sheet 4)




Figure 6-7—Hold Register, Logic Diagram (sheet 1)





Figure 6-7-Hold Register, Logic Diagram (sheet 2)



NOTE:

- A. ZZ16 THRU AA16 ARE LOCATED ON PROGRAM BOARD NO.1
- B. A-17 THRU Z-20 ARE LOCATED ON PROGRAM BOARD NO.2

Figure 6-7-Hold Register, Logic Diagram (sheet 3)






Figure 6-8-BCD Converter, Logic Diagram (sheet 1)



NOTE
A D880 & D881 ARE LOCATED ON CONTROL PANEL

Figure 6-8-BCD Converter, Logic Diagram (sheet 2)



NOTE:
A. DS-55 & DS-56 ARE LOCATED ON CONTROL PANEL.

Figure 6-8-BCD Converter, Logic Diagram (sheet 3)




Figure 6-8-BCD Converter, Logic Diagram (sheet 4)




Figure 6-8-BCD Converter, Logic Diagram (sheet 5)




Figure 6-8-BCD Converter, Logic Diagram (sheet 7)





Figure 6-9-Printer Code Converter, Logic Diagram (sheet 1)



VI-38




Figure 6-9—Printer Code Converter, Logic Diagram (sheet 3)




Figure 6-9-Printer Code Converter, Logic Diagram (sheet 4)




Figure 6-9-Printer Code Converter, Logic Diagram (sheet 5)




Figure 6-10-Period Readout and Display, Logic Diagram (sheet 1)




Figure 6-10—Period Readout and Display, Logic Diagram (sheet 2)





Figure 6-10—Period Readout and Display, Logic Diagram (sheet 4)



NOTE:

1. THE 16 GATE INPUTS MARKED WITH A SEQUENCE NUMBER SHALL BE WIRED THRU A CONNECTOR TO THE CORRESPONDING SWITCH POLE ON THE "PERIOD CONTROL SWITCH BANK" AS INDICATED.
2. EACH OF THE ABOVE INPUTS SHALL BE TERMINATED BY A 1/4W, 10K RESISTOR.
3. PIN 35 SHALL BE WIRED TO PIN 5 ON ALL D1 BOARDS.
4. ALL CIRCUIT CARDS ARE LOCATED IN S-BLOC 1.

Figure 6-10-Period Readout and Display, Logic Diagram (sheet 5)




Figure 6-11-1-C Control Panel (sheet 1)

"Y" LINE 115V (SEE SHEET NO. 1)
 "X" COMMON (SEE SHEET NO. 1)




Figure 6-11-1-C Control Panel (sheet 2)




Figure 6-11-1-C Control Panel (sheet 3)




Figure 6-13-3-C Control Panel




Figure 6-14-Special Box, Logic Diagram (sheet 1)




Figure 6-14-Special Box, Logic Diagram (sheet 2)




Figure 6-14-Special Box, Logic Diagram (sheet 3)





Figure 6-15-Program Board No. 1








Figure 6-17-Detector, Integrate and Dump Circuit Schematic (sheet 1)



PN CONNECTIONS

FRONT	BACK
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22


RUNDOWN




PN CONNECTIONS

FRONT	BACK
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22



DETECTOR BUILT



DISCRIMINATOR CIRCUIT



SCHMITT TRIGGER SCHEMATIC



AND





Figure 6-17-Detector, Integrate and Dump Circuit Schematic (sheet 3)






Figure 6-18-Wiring Schematic Filter Connections